



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/778,495	02/07/2001	Marquette John Anderson	TI-30831	8073

23494 7590 04/17/2006

TEXAS INSTRUMENTS INCORPORATED
P O BOX 655474, M/S 3999
DALLAS, TX 75265

EXAMINER

LESNIEWSKI, VICTOR D

ART UNIT PAPER NUMBER

2152

DATE MAILED: 04/17/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/778,495

Applicant(s)

ANDERSON ET AL.

Examiner

Victor Lesniewski

Art Unit

2152

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 January 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. The amendment filed 1/23/2006 has been placed of record in the file.
2. Claims 1 and 13 have been amended.
3. Claims 1-20 are now pending.
4. The applicant's arguments with respect to claims 1-20 have been fully considered but they are not persuasive. A detailed discussion is set forth below.

Response to Amendment

5. Claims 1 and 13 have been amended to correct typographical errors. The amendment does not prove a change in scope to the limitations of claims 1-20.

Claim Rejections - 35 USC § 103

6. Claims 1, 4-6, 8, 10, 11, 13, 14, and 17-19 remain rejected under 35 U.S.C. 103(a) as being unpatentable over DeRoo et al. (U.S. Patent Number 6,161,162), hereinafter referred to as DeRoo, in view of Corrigan et al. (U.S. Patent Number 6,016,525), hereinafter referred to as Corrigan, as presented in the previous action dated 9/21/2005.
7. Claims 2, 3, 7, 9, 12, 15, 16, and 20 remain rejected under 35 U.S.C. 103(a) as being unpatentable over DeRoo in view of Corrigan further in view of Baxter et al. (U.S. Patent Number 5,887,146) as presented in the previous action dated 9/21/2005.

Response to Arguments

8. In the remarks, the applicant has argued:

Art Unit: 2152

- <Argument 1>

The combination of DeRoo and Corrigan does not disclose the features of claim 1 because it does not disclose “a verification interface for selectively passing system memory accesses either to the system memory or the shared memory responsive to the signal, wherein accesses directed towards the system memory access are passed to said system memory in a normal mode and wherein access directed towards the system memory are passed to said shared memory in a verification mode” as recited in claim 1.

9. In response to argument 1, the combination of DeRoo and Corrigan does disclose a verification interface as recited in claim 1. The previous line citation to Corrigan, column 2, line 50 through column 3, line 31, clearly shows the enablement of a loopback operation during which a data transfer to the secondary bus is redirected to the shared memory interface. The loopback mode is a verification mode as it improves the testability of the circuit by using the shared memory interface to test downstream transactions. For further clarification, the applicant is directed to the discussion of figure 2 at column 5, line 64 through column 6, line 27.

10. In support of argument 1, the applicant has stated that “Corrigan does not provide for an access to a system memory resulting in the access of another, internal, memory.” However, this is indeed what Corrigan’s system accomplishes. The downstream transactions are addressed as though normally destined for the secondary PCI bus, but in loopback (or verification) mode the configuration parameters allow the transaction to be directed to the shared memory. See again column 2, line 50 through column 3, line 31 and column 5, line 64 through column 6, line 27.

11. The applicant has also stated that “In the present invention, a slave processor that normally writes to an external system memory associated with a master processor can write (in

Art Unit: 2152

verification mode) to an internal shared memory.” Again, this is what Corrigan’s system accomplishes as one PCI bus sends a write transaction to a second PCI bus but has it redirected to shared memory in a test mode. Taking into account the loopback operation (which was well known in the art at the time of the applicant’s invention as disclosed by Corrigan) in combination with DeRoo’s system, the combination of DeRoo and Corrigan discloses all the limitations of claim 1.

12. In addition, the applicant has argued that claims rejected under 35 U.S.C. 103, but not explicitly discussed, are allowable based on the above arguments. Thus, claims disclosing similar limitations to the discussed claims and related dependent claims remain rejected under the same reasoning as presented above.

Conclusion

13. **THIS ACTION IS MADE FINAL.** The applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2152

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Victor Lesniewski whose telephone number is 571-272-3987.


The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bunjob Jaroenchonwanit can be reached on 571-272-3913. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Victor Lesniewski
Patent Examiner
Group Art Unit 2152



BUNJOB JAROENCHONWANIT
SUPERVISORY PATENT EXAMINER